



Attorney Docket No.: YOR920040091US1

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In Re PATENT APPLICATION of:

Puneet Gupta et al.

Appln. No.: 10/787,488

Filed: February 26, 2004

For: INTEGRATED CIRCUIT LOGIC WITH  
SELF COMPENSATING BLOCK  
DELAYS

Art Unit:

Examiner: Unknown

**SUBMISSION OF FORMAL DRAWINGS**

**Box PGPUB - DRAWINGS**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir,

Enclosed are two (2) sheets of formal drawings including Figures 1 – 3B for publication in the above-identified application.

Respectfully Submitted,

March 23, 2004  
(Date)

Charles W. Peterson, Jr.  
Registration No. 34,406

Customer No. 33233  
Law Office of Charles W. Peterson, Jr.  
P.O. Box 710627  
Oak Hill, VA 20171  
Telephone: (703) 481-0532  
Facsimile: (703) 481-0585

I hereby certify that this Correspondence is being deposited with the United States Postal service with sufficient postage for first class mail in an envelope address to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on:  
Date of Deposit: March 23, 2004

Typed Name:

Charles W. Peterson Jr.

Signature: